Fig. 1a

I-cache 112

Convert x86 to native 134

Super Scalar align/slotting 138

native RISC Execution Pipeline 120

iopm

PSW 129

ISA 124 | cc 196a | SC 206

memory modification monitor

execution profile 400

instruction data

ISA select 178

probe

Physical Instruction Pointer MAP (PIPM) 602

X86 operating System X86 code 306

translated native code

native Tapestry code

hot spot detector 122

physical memory

disk

taxi translator 124

I-TLB

X86 Program X86 code

translated native code

translated native code

X86 code

116

IP 114

virtual to physical address translation 170 Page tables

Page frame attribute table (PFAT) 172

174

174

ISA 184 calling convention 186 modification protect probe classes

118

Translator 124

Taxi code, relocation info, homing tables

Entry Points

Hot Spot Analysis 122

event queue reader

PIPM & Page Frame Attributes Manager

TLB miss handlers

Profile Packet Queue

read once

Invalidation & Event Queue

PIPM 602

PFAT 172

Profile Exception Handler

atomic writes

DMU Interrupt Handler

TAXi PROTECTED Handler

TAXi IO Handler

Probe Exception Handler

TAXi UNPROTECTED Handler

x86 Thread (per TPU)

Cross TPU

Fig. 1b

Fig. 1c

100

MEMORY UNIT

GBUS

Fetch (F)	Align (L)	Convert (C)	Decode (D)	Register-read(R)	Address-gen(A)	Memory (M)	Execute (E)	Write-back(W)
110	130	134	140	142	144	146	148	150

120

Instruction Cache (16KB) — 112

Instruction TLB — 116

Branch History Table

Return Address Stack

Data Cache (16KB)

Data TLB

Load/Store aligner

X86 Aligner

X86 Converter 136

Native Instruction Alignment 138

native instruction prefetch into "elastic" buffer 132

l s s u e   b u f f e r

Instruction decode & dispatch

DATAPATH

ALU1
RF read	Address Calc.	Ld/St data		RF write
	ALU			156

ALU2
RF read		Shifter	Shifter/ALU	RF write
	FP Alignment	FP Add/Sub	FP Add/Sub	158

ALU3
RF read	Int/MM Multiply.	Int/MM Multiply.	Sum Product	RF write
	FP Multiply	FP Multiply	FP Sum Product	160

BRU
cond. code bypass	cond. code bypass	cond. code byp	cond. code byp	Br. resolution
		Br. resolution	Br. resolution	162

Logical Address

Segment	offset

X86 segment translation

Linear Address
or
Virtual Address

Page Directory

Page Table

Physical Memory

176

176

118

PFAT
172

174

170

TLB

174

624

	ISA 180	XP 186	FAR CALL	Near Call	Near Jump	Cond Jump	JNZ
7	6	5	4	3	2	1	0

Fig. 1d — Memory Mapping

190

194 196b ← Sizes → D

63								56
ISA	XP		c1s1	c1s0		c0s1	c0s0	

← modes → 198

55								48
pnz	pez	V86	real	smm			taxi active	

47								40
Control transfer						← fcw. st →		

39								32
← pseudo floating-point tag word →								

31								24

192

23								16

15								8

7								0

Fig. 1e

I-TLB property bits	Decoded property values			Interpretation	Instructions sent to:	Collect profile trace-packets?	Probe for translated code	I/O memory reference exceptions
	ISA 194	CC 200	Protected					
00	Tap	Tap	no	Native code observing native RISCy calling conventions	Native decoder	No	No	Fault if SEG.tio
01	Tap	x86	no	Native code observing x86 calling conventions	Native decoder	No	No	Fault if SEG.tio
10	x86	x86	no	x86 code, unprotected - *TAX!* profile collection only	x86 HW converter	If enabled	No	Trap if profiling
11	x86	x86	yes	x86 code, protected - *TAX!* code may be available	x86 HW converter	If enabled	Based on I-TLB probe attributes	Trap if profiling

180, 182
184, 186
184
186

Fig. 2a Significance of the I-TLB property bits

204

Transition (source => dest) ISA & CC property values	Handler Action
212 — 00 => 00	No transition exception
214 — 00 => 01	VECT_xxx_X86_CC exception - handler converts from native to x86 conventions
216 — 00 => 1x	VECT_xxx_X86_CC exception - handler converts from native to x86 conventions, sets up expected emulator and profiling state
218 — 01 => 00	VECT_xxx_TAP_CC exception - handler converts from x86 to native conventions
220 — 01 => 01	No transition exception
222 — 01 => 1x	VECT_X86_ISA exception [conditional based on PCW.X86_ISA_ENABLE flag] - sets up expected emulator and profiling state
224 — 1x => 00	VECT_xxx_TAP_CC exception - handler converts from x86 to native conventions
226 — 1x => 01	VECT_TAP_ISA exception [conditional based PCW.TAP_ISA_ENABLE flag] - no convention conversion necessary
228 — 1x => 10	No transition exception - [profile complete possible, probe possible]
230 — 1x => 11	No transition exception - [profile complete possible, probe NOT possible]

Fig. 2b ISA & CC transition exception flow

	name	description	type
242 —	VECT_call_X86_CC	push args, return address, set up x86 state	fault on target instruction
244 —	VECT_jump_X86_CC	set up x86 state	fault on target instruction
246 —	VECT_ret_no_fp_X86_CC	return value to eax:edx, set up x86 state	fault on target instruction
248 —	VECT_ret_fp_X86_CC	return value to x86 fp stack, set up x86 state	fault on target instruction
250 —	VECT_call_TAP_CC	x86 stack args, return address to registers	fault on target instruction
252 —	VECT_jump_TAP_CC	x86 stack args to registers	fault on target instruction
254 —	VECT_ret_no_fp_TAP_CC	return value to RV0	fault on target instruction
256 —	VECT_ret_any_TAP_CC	return type unknown, setup RV0 and RVDP	fault on target instruction

Fig. 2c CC transition exceptions

Fig. 32

Flat 32-bit "Near" Address Space

Transparency:
. x86 code adheres to traditional
  x86 stack-based conventions
. RISC uses higher performance
  register-based conventions
. Caller has no knowledge
  of callee's ISA
. Callee has no knowledge
  of ISA to which it will return

x86? RISC?

x86? RISC?

call

ret

Fig. 3b

Flat 32-bit "Near" Address Space

x86
304

RISC
308

x86

384

call?

ret?

300

386

ret?

Fig. 3c

Flat 32-bit "Near" Address Space

RISC

x86

RISC

call?

ret?

391

ret?

392

| RISC → x86 transition: map RISC call to x86 340 (Fig. 3i) | x86 → RISC transition: map RISC return to x86 329,332 (Fig. 3h) | no ISA transition: no mapping required |

Fig. 3d

# Flat 32-bit "Near" Address Space

RISC

x86

x86

call?

call?

ret?

x86 → RISC transition:
map RISC return to x86
329, 332 (Fig. 3h)

RISC → x86 transition:
map RISC call to x86
343 - 348 (Fig. 3i)

no ISA transition:
no mapping required

Fig. 3e

Flat 32-bit "Near" Address Space

x86

RISC

RISC

call?

ret?

call?

| RISC → x86 transition: map x86 return to RISC 342 (Fig. 3i) | x86 → RISC transition: map x86 call to RISC 322 (Fig. 3h) | no ISA transition: no mapping required |

Fig. 3f

x86 Preamble: 319

   (need not be inline)

   - Load register args

   - Fill-in RXA (return transfer argument area)

General_Entry: —————   317

            XD == 0?

YES

NO

Native_Entry: ———

Native Preamble: 318

   (typically vacuous)

    - Varargs

    - AP for a very big argument list

omit if
NATIVE_ONLY

Function Body:

    set up XD:
         XD ← *<descriptor_constant>*

              RET

Fig. 3g

X86-to-Tapestry transition exception handler ⟋ 320

```
// This handler is entered under the following conditions:
// 1. An x86 caller invokes a native function
// 2. An x86 function returns to a native caller
// 3. x86 software returns to or resumes an interrupted native function following
//    an external asynchronous interrupt, a processor exception, or a context switch

                   ⟋ 321
dispatch on the two least-significant bits of the destination address      {
case "00"           // calling a native subprogram
    // copy linkage and stack frame information and call parameters from the memory
    // stack to the analogous Tapestry registers
    LR ← [SP++]         // set up linkage register     ∼ 323
    AP ← SP            // address of first argument   ∼ 324
    SP ← SP - 8        // allocate return transfer argument area    ∼ 326        } 322
    SP ← SP & (-32)    // round the stack pointer down to a 0 mode 32 boundary  ∼ 327
    XD ← 0             // inform callee that caller uses X86 calling conventions  ∼ 328
case "01"           // resuming an X86 thread suspended during execution of a native routine
    if the redundant copies of the save slot number in EAX and EDX do not match or if    } 371
        the redundant copies of the timestamp in EBX:ECX and ESI:EDI do not match {
        // some form of bug or thread corruption has been detected
        goto TAPESTRY_CRASH_SYSTEM( thread-corruption-error-code )  ∼ 372
    }
    save the EBX:ECX timestamp in a 64-bit exception handler temporary register   } 373           } 370
        (this will not be overwritten during restoration of the full native context)
    use save slot number in EAX to locate actual save slot storage      ∼ 374
    restore full entire native context (includes new values for all x86 registers) ∼ 375
    if save slot's timestamp does not match the saved timestamp {      ∼ 376
        // save slot as been reallocated; save slot exhaustion has been detected
        goto TAPESTRY_CRASH_SYSTEM( save-slot-overwritten-error-code ) ∼ 377
    }
    free the save slot ∼ 378
case "10"           // returning from X86 callee to native caller, result already in registers
    RV0<63:32> ← edx<31:00>                 // in case result is 64 bits  ∼ 333       } 332
    convert the FP top-of-stack value from 80 bit X86 form to 64-bit form in RVDP ∼ 334
    SP ← ESI                                // restore SP from time of call  ∼ 337
case "11"           // returning from X86 callee to native caller, load large result from memory
    RV0..RV3 ← load 32 bytes from [ESI-32] // (guaranteed naturally aligned)  ∼ 330    } 329
    SP ← ESI                                // restore SP from time of call  ∼ 337
}
EPC ← EPC & -4        // reset the two low-order bits to zero  ∼ 336
RFE  ∼ 338
```

Fig. 3h

Tapestry-to-X86 transition exception handler   340

   // This handler is entered under the following conditions:
   // 1. a native caller invokes an x86 function
   // 2. a native function returns to an x86 caller
   switch on XD<3:0> {   341

      XD_RET_FP: // result type is floating point
          F0/F1 ← FINFLATE.de(RVDP)   // X86 FP results are 80 bits
          SP ← from RXA save   // discard RXA, pad, args
          FPCW ← image after FINIT & push // FP stack has 1 entry
          goto EXIT

      XD_RET_WRITEBACK: // store result to @RVA, leave RVA in eax
          RVA ← from RXA save   // address of result area
          copy decode(XD<8:4>) bytes from RV0..RV3 to [RVA]
          eax ← RVA   // X86 expects RVA in eax
          SP ← from RXA save   // discard RXA, pad, args
          FPCW ← image after FINIT   // FP stack is empty
          goto EXIT

      XD_RET_SCALAR: // result in eax:eda
          edx<31:00> ← eax<63:32>   // in case result is 64 bits
          SP ← from RXA save   // discard RXA, pad, args
          FPCW ← image after FINIT   // FP stack is empty
          goto EXIT

                                                      342

      XD_CALL_HIDDEN_TEMP: // allocate 32 byte aligned hidden temp
          esi ← SP   // stack cut back on return   343
          SP ← SP – 32   // allocate max size temp
          RVA ← SP   // RVA consumed later by RR   344
          LR<1:0> ← "11"   // flag address for return & reload 345
          goto CALL_COMMON

    default: // remaining XD_CALL_xxx encodings
          esi ← SP   // stack cut back on return   343
          LR<1:0> ← "10"   // flag address for return   346
   CALL_COMMON:
          interpret XD to push and/or reposition args   347
          [--SP] ← LR   // push LR as return address
   EXIT: 348
          setup emulator context and profiling ring buffer pointer
      }
      RFE   349   // to original target
   }

                                                           Fig. 3i

interrupt/exception handler of Tapestry operating system: ⌐350

```
// Control vectors here when a synchronous exception or asynchronous interrupt is to be
// exported to / manifested in an x86 machine.


// The interrupt is directed to something within the virtual X86, and thus there is a possibility
// that the X86 operating system will context switch. So we need to distinguish two cases:
//    either the running process has only X86 state that is relevant to save, or
//    there is extended state that must be saved and associated with the current machine context
//        (e.g., extended state in a Tapestry library call in behalf of a process managed by X86 OS)
if execution was interrupted in the converter – EPC.ISA == X86 {
        // no dependence on extended/native state possible hence no need to save any      } 351
        goto EM86_Deliver_Interrupt( interrupt-byte )
} else if EPC.Taxi_Active {
        // A Taxi translated version of some X86 code was running.  Taxi will rollback to an
        // x86 instruction boundary.  Then, if the rollback was induced by an asynchronous external     } 353
        // interrupt Taxi will deliver the appropriate x86 interrupt.  Else, the rollback was induced
        // by a synchronous event so Taxi will resume execution in the converter, retriggering the
        // exception but this time will EPC.ISA == X86
        goto TAXi_Rollback( asynchronous-flag, interrupt-byte )
} else if EPC.EM86 {
        // The emulator has been interrupted. In theory the emulator is coded to allow for such      } 354
        // conditions and permits re-entry during long running routines (e.g. far call through a gate)
        // to deliver external interrupts
        goto EM86_Deliver_Interrupt( interrupt-byte )
} else {
        // This is the most difficult case – the machine was executing native Tapestry code on
        // behalf of an X86 thread.  The X86 operating system may context switch. We must save
        // all native state and be able to locate it again when the x86 thread is resumed.
              ⌐361
        allocate a free save slot; if unavailable free the save slot with oldest timestamp and try again     } 360
        save the entire native state (both the X86 and the extended state)       } 362
        save the X86 EIP in the save slot
        overwrite the two low-order bits of EPC with "01" (will become X86 interrupt EIP)  ~ 363
        store the 64-bit timestamp in the save slot, in the X86 EBX:ECX register pair (and,   } 364
              for further security, store a redundant copy in the X86 ESI:EDI register pair)
        store the a number of the allocated save slot in the X86 EAX register (and, again for   } 365
              further security, store a redundant copy in the X86 EDX register)
        goto EM86_Deliver_Interrupt( interrupt-byte )  ~ 369
}
```

350 ⌐A   Fig. 3j

```
typedef struct {
    save_slot_t *      newer;          // pointer to next-most-recently-allocated save slot  } 379c
    save_slot_t *      older;          // pointer to next-older save slot                    }
    unsigned int64     epc;            // saved exception PC/IP
    unsigned int64     pcw;            // saved exception PCW (program control word)   } 356
    unsigned int64     registers[63];  // save the 63 writeable general registers
    ...                                // other words of Tapestry context
    timestamp_t        timestamp;      // timestamp to detect buffer overrun   ~ 358
    int                save_slot_ID;   // ID number of the save slot   ~ 357
    boolean            save_slot_is_full;   // full / empty flag   ~ 359
} save_slot_t;


save_slot_t *      save_slot_head;     // pointer to the head of the queue   ~ 379a
save_slot_t *      save_slot_tail;     // pointer to the tail of the queue   ~ 379b
```

355

system initialization
    reserve several pages of unpaged memory for save slots

Fig. 3k

Flat 32-bit "Near" Address Space

380

x86

304

ret

call

392

RISC

xd ← *call-desc*

call 393

394

396

389

388

317, 319

x86 preamble

308

385

xd ← *ret-desc*

ret

391

5

17

7

1

2

4

18

3

Prepare x86 excep. or int. 360

. Alloc free or oldest save slot
. Store timestamp & full state
. x86 regs ← save slot ID, TS
. EPC<1:0> ← 01

306, 316, 302

x86 SW

12 8

Handler: x86 to RISC 320

EPC<1:0> = 00: 322

. LR ← [SP]
. SP ← SP + 4
. AP ← SP
. SP ← SP - 8   // ret area
. SP ← SP & (-32)
. XD ← 0

EPC<1:0> = 01: 370

. x86 regs points to save slot
. Using TS verify no overwrite
. Restore full state
. Free save slot
. EPC<1:0> ← 00

EPC<1:0> = 1x: 329 332

. Reformat / repostion the
  function result per EPC<0>
. SP ← ESI
. EPC<1:0> ← 00

6

16

14

19

Handler: RISC to x86 340

XD contains return-descriptor:

. Interpret XD: 342
   - Reformat / repostion result
   - Load FPCW
. SP ← [SP] // pop RA & args

XD contains call-descriptor:

. ESI ← SP
. Interpret XD, reposition args
. LR<1:0> ← 1x per XD
. Push LR as RA (ret addr)

Fig. 3L

Flat 32-bit "Near" Address Space

380

x86
304

RISC
308

384

317, 319

①

x86 preamble

383

call

386

385

②

xd ← *ret-desc*
JALR

④

Handler: x86 to RISC

EPC<1:0> = 00:   322

. LR ← [SP]

320   . SP ← SP + 4

. AP ← SP

. SP ← SP - 8

. SP ← SP & (-32)

. XD ← 0

③

EPC<1:0> = 01:

EPC<1:0> = 1x:

310

Handler: RISC to x86

XD contains return-descriptor:

. Interpret XD: ⑥

  - Reformat / repostion result

  - Load FPSW

. SP ← [SP] // pop RA & args

XD contains call-descriptor.

⑤

Fig. 3m

Flat 32-bit "Near" Address Space

380

x86   RISC

389

388

⑦

⑬

360
Initiate x86 excep. or int.
. Alloc free or oldest save slot
. Store timestamp & full state
. x86 regs← save slot ID, TS
. EPC<1:0>← 01

Handler: x86 to RISC

EPC<1:0> = 00:

⑫ x86 SW ⑧

316, 306,
302, 306

EPC<1:0> = 01:
. x86 regs points to save slot
. Using TS verify no overwrite ⑭
. Restore full state
. Free save slot
. EPC<1:0>← 00   370

EPC<1:0> = 1x:

320

Fig. 3n

Flat 32-bit "Near" Address Space

x86

RISC

xd ← *call-desc*

call

ret

395

17

15

18

394

393

392

380

391

Handler: x86 to RISC

EPC<1:0> = 00

EPC<1:0> = 01

×1

16

340

Handler: RISC to x86

XD contains return-descriptor:

XD contains call-descriptor:
. ESI ← SP
. Interpret XD, reposition args
. LR<1:0> ← 1x per XD
. Push LR as RA (ret addr)

EPC<1:0> = 1x
. Reformat / reposition the
  function result per EPC<0>
. SP ← ESI
. EPC<1:0> ← 00

329
332

19

×1

320

Fig. 30

RFE from emulator

jlt not taken (no packet entry)

page frame X

page frame Z

Timer expires here enabling collection of the next profile trace-packet.

a:

d:

frstor

5

b:

jlt

⟶ ?

6

Instruction straddles page frame X into frame succ(X) =Y.

c: call

f:

TS, 1;

g:

7

e: ret

h:

2

450

Final edge recorded in 7 entry profile trace-packet.

i: je

3

k:

j:

l: jne

4

m:

jcc's taken

page frame Y

7 entry trace packet

Entry	Event Code	Done Addr	Next Addr	
			64 bit time stamp	
1	ret	x86 context	phys X:f	~ 480
2	new page	phys Y:g	phys Y:h	~ 440, 454
3	jcc forward	phys Y:i	phys Y:k	~ 440
4	jnz backward	phys Y:l	phys X:a	~ 440
5	seq; env change	x86 context	phys X:b	~ 430
6	ip-rel near call	phys X:c	phys Z:d	~ 440
7	near ret	phys Z:e	phys X:f	~ 440

420

Fig. 4a

Source	Code 402	Event	Reuse event code (414)	Profileable event (416)	Initiate packet (418)	Probeable event (610)	Probe event bit - ITLB probe attribute or Emulator probe (612)
RFE (Context_at_Point entry) 〔412 / 410〕	0.0000	Default (x86 transparent) event, reuse all converter values	yes	*no*			*reuse event code*
	0.0001	Simple x86 instruction completion (reuse event code)	yes	*no*			
	0.0010	Probe exception failed	yes	*no*			
	0.0011	Probe exception failed, reload probe timer	yes	*no*			
	0.0100	*flush event*	no	no	no	no	-
	0.0101	Sequential; execution environment changed – *force event*	no	yes	no	no	-
	0.0110	Far RET	no	yes	yes	no	-
	0.0111	IRET	no	yes	no	no	-
	0.1000	Far CALL	no	yes	yes	yes	Far call
	0.1001	Far JMP	no	yes	yes	no	-
	0.1010	Special; emulator execution, supply extra instruction data[a]	no	yes	no	no	-
	0.1011	Abort profile collection	no	no	no	no	-
	0.1100	x86 synchronous/asynchronous interrupt w/probe (GRP 0)	no	yes	yes	yes	Emulator probe
	0.1101	x86 synchronous/asynchronous interrupt (GRP 0)	no	yes	yes	no	-
	0.1110	x86 synchronous/asynchronous interrupt w/probe (GRP 1)	no	yes	yes	yes	Emulator probe
	0.1111	x86 synchronous/asynchronous interrupt (GRP 1)	no	yes	yes	no	-
Converter (Near_Edge entry) 〔404〕	1.0000	IP-relative JNZ forward (opcode: 75, 0F 85)	no	yes	yes	no	-
	1.0001	IP-relative JNZ backward (opcode: 75, 0F 85)	no	yes	yes	yes	Jnz
	1.0010	IP-relative conditional jump forward - (Jcc, Jcxz, loop)	no	yes	yes	no	-
	1.0011	IP-relative conditional jump backward - (Jcc, Jcxz, loop)	no	yes	yes	yes	Cond jump
	1.0100	IP-relative, near JMP forward (opcode: E9, EB)	no	yes	yes	no	-
	1.0101	IP-relative, near JMP backward (opcode: E9, EB)	no	yes	yes	yes	Near jump
	1.0110	RET/ RET imm16 (opcode C3, C2 /w)	no	yes	yes	no	-
	1.0111	IP-relative, near CALL (opcode: E8)	no	yes	yes	yes	Near call
	1.1000	REPE/REPNE CMPS/SCAS (opcode: A6, A7, AE, AF)	no	yes	no	no	-
	1.1001	REP MOVS/STOS/LDOS (opcode: A4, A5, AA, AB, AC, AD)	no	yes	no	no	-
	1.1010	Indirect near JMP (opcode: FF /4)	no	yes	yes	no	-
	1.1011	Indirect near CALL (opcode: FF /2)	no	yes	yes	yes	Near call
	1.1100	load from I/O memory (TLB.asi != 0) { *not used in T1* }	no	yes	no	no	-
	1.1101	*available for expansion*	no	no	no	no	
	1.1110	Default converter event; sequential 406	no	no	no	no	-
	1.1111	New page (instruction ends on last byte of a page frame or straddles across a page frame boundary) 408	no	yes	no	no	-

a. Used by emulator for new x86 opcodes. Extra information supplied in *Taxi_Control.special_opcode* bits.

Fig. 4b

431

432 — sizes 433 — modes 434 435 — x86 FP Stack state

0 0 0 0	C1S1	C1S0	COS1	COS0	pnz	pez	v86	real	smm	Text_Control.special_opcode	mbz	fcw.ST	Pseudo-FTW

430

Event code 436	Next: First Byte Page Frame # 438	Next: First Byte Offset 437

Fig. 4c, Context_At_Point profile trace-packet entry

441

Done: Length [always > 0] 441	Done: Last Byte Page Frame # 444	Done: First Byte Offset 445

440

Converter event 446	Next: First Byte Page Frame # 443	Next: First Byte Offset 442

Fig. 4d, Near_Edge profile trace-packet entry

452

previous Profiled event

450

Done x86 Inst

Next x86 Inst

456

453

451

455

452a

Next First Byte Page Frame#

Next First Byte Offset

Event code

445

Done First Byte Offset

Done First Byte Page Frame#

444, 453a

448, 456a

Next First Byte Page Frame#

Next First Byte Offset

454

441

Done Length <args>

Done Last Byte Page Frame#

Done Last Byte Offset

406

Counter event

449

Fig 4e

452 — Previous event

450

Done x86 Inst

453

457 — Next x86 Inst

458

Next: First Byte Offset

Next: First Byte Page Frame #

Event code

452a

455

444, 453a

445 — Done: First Byte Offset

Done: Last Byte Page Frame #

441 — Done: Length (Always > 0)

Convertor event

446

454

449

458a — Next: First Byte Page Frame #

Next: First Byte Offset

Fig. 4F

16

Taxi_Control processor register

Global TAX! enables 470 — 472
← sizes 474 → ← modes → 476 478

464 prof
466 tio
468 unpr
476 probe

probe	tio	unpr	c1s1	c1s0	c0s1	c0s0	pnz	pez	v86	real	smm	Special_opcode	Packet_Reg_Last	Packet_Reg_First

bit numbers:
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

Probe_Timer_Reload_Constant 632

Profile_Timer_Reload_Constant 494

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Fig. 4g   Taxi_Control processor register 460

Taxi_State processor register

482 — 670 — 620 — 484 487 486 — 489

pact	mbz	Decoded_Probe_Event	mbz	Probe_Mask	pred	mbz	Event_Code_Latch	mbz	Packet_Reg

Fig. 4h   Taxi_State processor register 480

Taxi_Timers processor register

Probe_Timer 630

Profile_Timer 492

Fig. 4i   Taxi_Timers processor register 490

Fig. 5a

Events

pe_init = "initiate packet" profile event 478

$\overline{pe_{init}}$ = non-"initiate packet" profile event 476

pe = any profile event

te = timer expiry

ap = abort packet

State Variables

PR = Profile_Request flag 484

PA = Profile_Active flag 482

Rules

te event ⇒
  PR ← 1

PR & $\overline{PA}$ & pe_init ⇒
  PR ← 0
  PA ← 1
  Init Packet_Reg
  Save timestamp
  Log event (CAP)
  Full packet? / Packet_Reg++

PA & pe ⇒
  Log event (CAP or NE)
  Full packet? / Packet_Reg++

full packet ⇒
  PA ← 0
  Profile exception

ap event ⇒
  PA ← 0

State diagram labels:

510 — Reset

$\overline{PR}$ & $\overline{PA}$ 516 — pe_init, te, ap 520

$\overline{PR}$ & PA 512 — 514 pe, ap; te 516

$\overline{PR}$ & $\overline{PA}$ 530 550 ap; 532 pe; te 540

PR & PA 542 — ap; te; pe 546

Init Packet_Reg; Save timestamp; Log event (CAP) 524

Profile Exception 548

Profile Exception 536

Log event (CAP or NE) 534

Log event (NE or CAP) 544

Packet_Reg++ < Packet_Reg_Last 526 — YES 538 / NO 528

Packet_Reg++ < Packet_Reg_Last — YES / NO

522

552

pe_init (to 516)

taxi profile entry generation

Fig. 5b

X86 IP
physical address

PIPM
602

642 → X86   physical   address

c1s1
c1s0
c0s1
c0s0   646

pnz
pez
v86
real
smm

floating-point top of stack
floating-point tags   648

address of Texi translated
native code   644

Fig. 6a

RFE or previous converter cycle

Clear *Taxi_State.pact*

Probe failed RFE

Probe timer reload

5

592

486, 487

| Event Code Latch | Use latched RFE event code | RFE Event Decode |

Next instruction cycle

5

Table 3
Event Code
PLA

650

Initiate Packet   418

Profileable Event   416

Probeable Event   610

624

Next (*vis* target)
page properties
from I-TLB

Emulator probe 665
Far call 664
Near call 663
Near jump 662
Cond jump 661
Jnz 660

Taxi_Control.probe ~ 676

I-TLB protected ~ 186
page property

TAX! enabled
for current x86 context

Taxi_State.pact ~482

670

Probe!

672

674

678

Decoded_Probe_Event

680

Probe_Mask 620

Probe failed RFE:
Clear corresponding Decoded_Probe_Event bit

Probe timer reload

Timer expired:
Set ALL probe mask bits

Probe timer
630

Fig. 6b

As each event occurs during execution of an X86 program in converter 136 or emulator 316, materialize an event code in event code latch **486, 487**

650: PLA **650** processes the event code to produce at most one of five classifications of the event, "jnz" **660**, "conditional jump" **661**, "near jump" **662**, "near call" **663**, "far call" **664**, or "emulator probe" **665**

670: The bit **660-665** is ANDed with the probe page properties **624** from TLB **116** and Taxi_State.Probe_Mask **620**

672: OR together the products of the ANDs. The sum of the OR represents the predicate "the event code **592** is an event on a page whose probeable event bit is currently enabled in Taxi_State.Probe_Mask **620** and the TLB copy of the PFAT page properties."

674: AND the sum of the OR together with several machine context predicates to see if this is a probeable event   0

690: Consult the bit vector to verify that the probeable event is in an address range with a corresponding translated code segment   0

682: Execute a TAXi instruction to materialize a Context_At_Point entry describing the current machine state, to supply arguments to the probe exception handler

Deliver a probe exception to transfer control to the software exception handler

Probe PIPM **602** for an entry **640** corresponding to the address of the target of the event

was a PIPM entry found?   N

1

mismatch

Evaluate/verify the preconditions from integer portion **686** of PIPM **602** entry **640**

match

Evaluate/verify the preconditions from floating-point portion **688** of PIPM **602** entry **640**, and if mismatching, unload floating-point context and reload it to conform to PIPM

Transfer control to the TAXi translated native code

Fail: resume execution of X86 binary in converter 136

Fig. 6c